



























Static Branch Prediction

- Predict not taken always predict branches will not be taken, continue to fetch from the sequential instruction stream, only when branch *is* taken does the pipeline stall
 - If taken, flush instructions started after the branch.
 - Ensure that those flushed instructions haven't changed the machine state – automatic in the MIPS pipeline since machine state changing operations are at the tail end of the pipeline.
 - Restart the pipeline at the branch destination.



- **Predict taken** predict branches will always be taken
 - Predict taken *always* incurs one stall cycle (if branch destination hardware has been moved to the ID stage) because of the need to calculate the target address.
- For deeper pipelines, branch penalty increases and a simple static prediction scheme will hurt performance.
 With more hardware, it is possible to try to predict branch behavior dynamically during program execution.

Dynamic Branch Prediction

- Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses.
 - Stores outcome (taken/not taken).
- To execute a branch
 - Check table, expect the same outcome as before.
 - Start fetching from fall-through or target.
 - If wrong, flush pipeline and flip prediction.



- A Branch History Table (BHT) in the IF stage addressed by the lower bits of the PC, contains bit(s) that tells whether the branch was taken the last time it was executed.
 - Prediction bit may predict incorrectly (may be a wrong prediction for this branch on this iteration, or may be from a different branch with the same low order PC bits) but this doesn't affect correctness, just performance
 - Branch decision occurs in the ID stage after determining that the fetched instruction is a branch and checking the prediction bit(s).
- A 4096-bit Branch History Table varies from 1% misprediction (nasa7, tomcatv) to 18% (eqntott).







rocessor Specifications		
Processor	ARM A8	Intel Core i7 920
Thermal design power	2 Watts	130 Watts
Clock rate	1 GHz	2.66 GHz
Cores/Chip	1	4
Floating point?	No	Yes
Multiple Issue?	Dynamic	Dynamic
Peak instructions/clock cycle	2	4
Pipeline Stages	14	14
Pipeline schedule	Static In-order	Dynamic Out-of-order with Speculation
Branch prediction	2-level	2-level
1st level caches / core	32 KiB I, 32 KiB D	32 KiB I, 32 KiB D
2nd level cache / core	128–1024 KiB	256 KiB
3rd level cache (shared)	-	2–8 MiB

• Specification of the ARM Cortex-A8 and the Intel Core i7 920.







